

Distributed memory parallel approaches for HEVC encoder

H. Migallón · V. Galiano · P. Piñol · O. López-Granado · M.P. Malumbres

Received: date / Accepted: date

Abstract The HEVC video coding standard launched on 2013, is able to reduce to the half, on average, the bit stream size produced by H.264/AVC encoder at the same video quality, but it requires nearly 70% more time than H.264/AVC to encode a video sequence. In this paper we propose several parallelization approaches to the HEVC encoder. Our proposals, for distributed memory platforms, work at a coarse grain level parallelization, being one Group of Pictures (GOP) the basic structure. These approaches encode simultaneously several GOPs. To obtain good parallel performance, a right GOP conformation and distribution should be applied.

Keywords Parallel algorithms, video coding, HEVC, performance, distributed memory, message passing

This research was supported by the Spanish Ministry of Education and Science under grant TIN2011-27543-C03-03, the Spanish Ministry of Science and Innovation under grant TIN2011-26254.

H. Migallón
Physics and Computer Architecture Dept. Miguel Hernández University, 03202 Elche, Spain.
Tel.: +34-966658390
Fax: +34-966658814
E-mail: hmigallon@umh.es

V. Galiano
Physics and Computer Architecture Dept. Miguel Hernández University, 03202 Elche, Spain.

P. Piñol
Physics and Computer Architecture Dept. Miguel Hernández University, 03202 Elche, Spain.

O. López-Granado
Physics and Computer Architecture Dept. Miguel Hernández University, 03202 Elche, Spain.

M.P. Malumbres
Physics and Computer Architecture Dept. Miguel Hernández University, 03202 Elche, Spain.

1 Introduction

The High Efficiency Video Coding (HEVC) standard [1] has been launched on January 2013 by the Joint Collaborative Team on Video Coding (JCT-VC). This new standard replaces the current H.264/AVC [2] standard in order to deal with nowadays and future multimedia market trends like 4K and 8K definition video content and high quality color depth at 10 bit. HEVC greatly improved the coding efficiency over its predecessor (H.264/AVC) by a factor of almost twice while maintaining an equivalent visual quality [3].

Concerning complexity, in [4], Bossen et al. studied the complexity aspects of HEVC encoding and decoding software. This study concludes that the encoding process is much more challenging than the decoding process, e.g., encoding one second of a 1080p60 HD (High Definition) video with the reference software encoder can take longer than one hour running in an off-the-shelf desktop computer. On the other hand, the average software complexity ratios of the HM Main Profile (HEVC) over the JM High Profile (H.264/AVC) are 3.2 in the All Intra case, 1.2 in the Random Access case, 1.5 in the Low-Delay B case, and 1.3 in the Low-Delay P case (see [5]).

We can find in the literature several works about complexity analysis and parallelization strategies for the emerging HEVC standard as in [4, 6, 7]. Most of the parallelization proposals are focused in the decoding side, looking for the most appropriate parallel optimizations at the decoder that provide real-time decoding of High-Definition (HD) and Ultra-High-Definition (UHD) video contents. In [8] and [9] the authors present a technique called Overlapped Wavefront (OWF) for the HEVC decoder which is a variant of Wavefront Parallel Processing (WPP) in which the executions over consecutive pictures are overlapped. In a multi-threaded approach of the HEVC decoder, a picture is decoded by several threads at the same time, and each thread decodes different Coding Tree Block (CTB) rows. In these works, authors claim that a single thread may continue processing the next picture when it finishes the current one, without waiting for the other threads. These variations allow a better parallel processing efficiency, reducing the overall decoding time. Recently, in [10] the authors combine Tiles, WPP with SIMD (Single-Instruction Multiple-Data instruction set extension to the x86 architecture) instructions to develop a real-time HEVC decoder.

At the present time, there are few works focused at the HEVC encoder. In [11] authors propose a fine-grain parallel optimization in the motion estimation module of the HEVC encoder allowing to perform the motion vector prediction in all prediction units (PUs) available at the Coding Unit (CU) at the same time. In [12] authors propose a parallelization inside the Intra prediction module that consist on removing data dependencies among subblocks of a CU, obtaining interesting speed-up results. Other proposals are focused on changes in the scanning order. For example, in [13] the authors propose a CU scanning order based on a diamond search obtaining a good scheme for massive parallel processing. Also in [14] the authors propose to change the HEVC deblocking filter processing order obtaining time savings of 37.93%

over many-core architectures. In [15] authors combine a GPU-based motion estimation algorithm with two different parallelization techniques: WPP and group of pictures (GOP). This approach allows a multicore system to process multiple coding tree units (CTUs) by splitting the frame in rows or the sequence in GOPs, respectively. In either case, the motion estimation of these regions is issued to the GPU device obtaining speed-ups of up to 3.93x for 4 processes.

In this paper, we will focus on applying parallel processing techniques to the HEVC software encoder in order to significantly reduce the computational power requirements without disturbing the coding efficiency. Our proposals, for distributed memory platforms, use MPI (Message-Passing Interface) programming paradigm in order to manage the parallel system. The proposed approaches encode simultaneously several GOPs and depending on how these GOPs are conformed and distributed it is critical to obtain good parallel performance.

The remainder of this paper is organized as follows, in Section 2 an overview of the available profiles and parallel strategies in HEVC are presented. Section 3 present the parallel strategies proposed for distributed memory architectures, while in Section 4 an evaluation of the proposed parallel algorithms is presented. Finally, in Section 5 some conclusions are drawn.

2 HEVC setups and parallel approaches

In HEVC, the encoding procedure is performed by dividing each video frame into small pixel blocks and processing them in raster scan order. These blocks are called Coding Units (CU). CUs can be encoded by using spatial redundancy (*intra* CUs) or by using temporal redundancy (*inter* CUs).

We have evaluated our parallel approaches for all proposed modes (All Intra (AI), Random Access (RA), Low-Delay B (LB), and Low-Delay P (LP)) in the reference software [16], following the common test conditions included in [17]. AI setup encodes every frame of a sequence as an I-frame. I-frames only use *intra* coding. This means that every CU is encoded exploiting spatial redundancy. Previously encoded CUs within the same frame are used to make a prediction of the current CU. This prediction is subtracted from the current CU and then the residue is encoded. RA setup combines I-frames and B-frames, where a B-frame, derived from bi-predictive inter frame, can use earlier frames and future frames as a reference frames. Each block of a B-frame can use up to 2 reference frames, so in the coding process 2 lists of reference pictures are maintained. Reference frames can be located earlier or later than the frame we are currently coding. So, in this mode, coding (and decoding) order is not the same as rendering order. On the other hand, a P-frame, which stands for predictive inter frame, references earlier I- or P- frames to encode an image. Low-Delay modes (LP and LB) code each frame in rendering order. First an I-frame is inserted in the coded bit stream and then only P-frames (or B-frames)

are used for the rest of frames in the sequence. All the reference pictures are located earlier than the current frame.

B- and P-frames are more efficient than I-frames (regarding compression). This means that, at the same level of quality, bit streams generated by using LB, LP and RA setups will be much smaller than the bit streams generated by using AI setup (at the same level of quality). On the other hand, processing a B- or a P- frame is a heavier task than processing an I-frame. So, processing the whole video sequence with LB setup will take much longer than processing the video with AI setup. These two results are mainly the consequence of the same process: motion estimation. Motion estimation is a hard task but gets very good efficiencies in coding terms.

In order to accelerate the encoding process of HEVC by using a parallelization scheme we can use different strategies. In this work we focused in the GOP-based strategy, which consists on a coarsest parallelization scheme that assigns whole GOPs to different processors. Other approaches introduce the parallelization scheme into sub-picture divisions, but they are not suitable for distributed memory platforms, because they work with fragments of a frame.

3 Distributed memory parallel strategies based on GOP structure

In this section, we propose algorithms specially designed for distributed memory platforms, whose parallelization is based on the GOP structure. So, at least one GOP is assigned to each processor, where one GOP consists of four frames in the LB and LP modes, eight frames in the RA mode and one frame in the AI mode. We propose two strategies in this work. In the first one, the work assigned to each processor depends on both the size of the video sequence and the number of processors to be used. In the second one, there is a coordinator process in charge of providing new GOPs to each encoding process. We have developed four algorithms, named Distributed Memory GOP (DMG) algorithms:

- DMG-1G (LP, LB and RA mode): all processes encode the first I-frame and include it in their reference picture list. When a process has completed its work, it asks the coordinator process for the next GOP to be encoded.
- DMG-1B (LP, LB and RA mode): the video sequence is divided in as many parts as the number of available processors. Each processor computes its partial video sequence as an independent video sequence.
- DMG-GB (LP, LB and RA mode): first, all processes encode the first I-frame (as DMG-1G does) and then, when a process has completed its work, the coordinator process assigns a fixed number of contiguous GOPs (GOP_BLOCK) to it. The new GOP_BLOCK allocation depends on which process requests workload first.
- DMG-AI (AI mode): following the DMG-1G scheme, the coordinator process assigns one frame to each process that becomes idle (every frame of the sequence is encoded as an I-frame).

Note that the GOP size for the DMG-AI mode is 1, while for the rest of modes the GOP size is greater than 1, being equal to 4 for LB and LP modes and equal to 8 for RA mode, therefore the GOP size is not a restrictive parameter.

Figure 1 shows the parallel distribution performed in the DMG-1G algorithm. After the encoding process of the first GOP (the first I-frame) all processors request another GOP. When one processor finishes its job and becomes idle, it requests a new GOP. The coordinator process manages the GOPs sent to each process. It listens to the requests from the encoding processes and sends them the new GOP to be encoded. Note that, both the coordinator process and the first encoding process are mapped on the same processor. We have observed that the computational load of the coordinator process is negligible. The parallel distribution of DMG-AI algorithm, shown in Figure 2, is similar to the parallel distribution of DMG-1G algorithm, taking into consideration that, in DMG-AI algorithm, each GOP is composed by one I-frame. One GOP computed by one process is denoted by $G_{(a\ b)}$ and $I_{(a\ b)}$ in Figures 1 and 2 respectively, a being the rank of the parallel process and b the number of GOP computed by the process a . Also, on both figures, i, j, k and m denote the number of GOPs computed by processes $0, 1, 2$ and N respectively (apart from the first I-frame). The total number of GOPs computed by each process may vary depending on the computational load assigned to each process. In contrast with DMG-1G and DMG-AI algorithms, in DMG-1B algorithm the coordinator process is not necessary (see Figure 3). In this algorithm, each processor encodes a section of the video stream of the same length (l). Each processor encodes its section of the video sequence as an independent video sequence, so the first frame of each section is encoded as an I-frame and the rest of the frames are encoded in GOPs of 4 frames following the LB or LP modes, and in GOPs of 8 frames for RA mode. DMG-GB parallel distribution is shown in Figure 4. When an encoding process requests new workload, the coordinator process sends a group of contiguous GOPs to it. We denote this group of GOPs as GOP_BLOCK. The main goals of DMG-GB algorithm are: a) the number of communications with the coordinator process is diminished, and b) the Peak Signal-to-Noise Ratio (PSNR) and bit rate differences with respect to the bit stream produced by the sequential algorithm are reduced. In Figure 4, one GOP_BLOCK computed by one process is denoted by $G_{(a\ GBd)}$, where a denotes the rank of the parallel process and GBd denotes the GOP_BLOCK number d computed by the process a .

4 Numerical experiments

In this section we analyze the parallel algorithms described in Section 3, in terms of parallel performance, PSNR and bit rate. The parallel algorithms were developed using the HEVC HM 10.0 reference software. The developed parallel strategies are designed to run on distributed memory platforms. We have used MPI [18] in order to manage the parallel system. The parallel platform used is a




Fig. 1 DMG-1G: Parallel distribution.




Fig. 2 DMG-AI: Parallel distribution.

distributed memory multiprocessor with 24 nodes HP Proliant SL390 G7. Each node is equipped with two Intel Xeon X5660. In the experiments reported, we have mapped one MPI process for each node, except when using a coordinator process, where two MPI processes are mapped to one node (being one of them the coordinator process). That is, in the reported experiments we use only one core of each node in order to use a strictly distributed memory platform. Also, the video source is always stored in the hard disk drive, so it can be independently read by every encoding process by means of NFS, so MPI is not used. However, for both the coordination tasks and to return the encoded bitstream together with the other video encoding parameters, MPI is used.

The video sequences used are *BQTerrace* (*BQ*) enclosed in class B and *FourPeople* (*FP*) enclosed in class E, both containing 600 frames at 60Hz with a frame size equal to 1920×1080 and 1280×720 pixels, respectively. We have run the parallel algorithms encoding 600 frames with AI, LP, LB and RA modes. The GOP size for LB and LP modes is equal to 4 while for RA




Fig. 3 DMG-1B: Parallel distribution.




Fig. 4 DMG-GB: Parallel distribution.

mode is equal to 8. Also, LB and LP modes compute only the first frame as I-frame, while RA mode inserts one I-frame (IDR type) every 32 frames in our experiments. In the AI mode all frames are I-frames and one GOP consists on one I-frame. In all cases the value of quantization parameter (QP) is equal to 32.

In Figure 5, we present the computational results for DMG-AI parallel algorithm. Figures 5(a) and 5(c) show the computational times when encoding 600 frames for BQ and FP sequences respectively, and figures 5(b) and 5(d) show the corresponding speed-up. Note that DMG-AI algorithm is the only strategy developed for AI mode, in which there are no dependencies between frames. Therefore, both the bit stream and PSNR do not differ from those produced by the sequential algorithm. As we have said, in AI mode there are no dependencies with future or past frames, so the order in which the frames are encoded does not change the results, neither the bit stream nor, obviously, the PSNR value.

Regarding Figure 2, the DMG-AI algorithm includes a coordinator process. The coordinator process and an encoding process are mapped in the same node but in different MPI processes. However, this fact does not reduce the parallel performance, as it can be seen in figures 5(b) and 5(d), in which ideal efficiencies are obtained. This ideal behavior is expected for this algorithm, since there are no dependencies between different I-frames, and each one is encoded independently of the other frames. In LB, LP and RA modes, the motion estimation algorithm performed over B- and P-frames reduces considerably the output bit rate but significantly increases the time needed to encode the video sequence, mainly due to the CU searching and partitioning algorithm. Looking at figures 5(a) and 6(a), for BQ sequence, we can see that for one processor (sequential algorithm), DMG-1G and DMG-1B algorithms for LB mode require $3.5\times$ the time required for AI mode.




Fig. 5 DMG-AI parallel algorithm when computing 600 frames.

In Figure 6 we present the computational times for DMG-1G and DMG-1B parallel algorithms using LB, LP and RA encoding modes, while in Figure 7 we show the corresponding speed-ups. As it can be seen, execution times differ in the parallel executions. For both BQ and FP sequences, DMG-1G algorithm is substantially slower than DMG-1B algorithm. One of the reasons for this behavior is that all frames assigned to each process in DMG-1B are contiguous, so the motion estimation algorithm performed in B-frames may converge faster than in a pseudo-randomized video sequence, as used in DMG-1G.

As mentioned in Section 3, the parallel algorithm does not provide the same results than the ones produced by the sequential algorithm, as shown in Figure 8. The bit rate increases as the number of processes does in DMG-1G and




Fig. 6 Computational times for DMG-1G and DMG-1B parallel algorithms in LB, LP and RA modes.




Fig. 7 Speed-up for DMG-1G and DMG-1B parallel algorithms in LB, LP and RA modes.

DMG-1B parallel algorithms. If we compare the output bit stream size between both parallel algorithms, the bit rate in DMG-1G is considerably bigger than in DMG-1B. This is due to the way that the coordinator process allocates GOPs to processing nodes. As there are no adjacent GOPs at a particular processing node, the residue obtained in the motion estimation process is higher and so the bit rate increases. On the other hand, in DMG-1G algorithm, all frames assigned to each process are contiguous, so adjacent frames may be similar and the residue will be lower. As previously mentioned, in DMG-AI algorithm the generated bit stream is independent of the number of processes used to encode the sequence, because no motion estimation is performed.

Another important value that we must consider is PSNR. That is, the generated bit stream is different for each algorithm and PSNR indicates us the distortion introduced by the algorithm in relation to the number of processes used in a parallel execution. Figure 9 shows the PSNR value as the video quality measurement for DMG-1G and DMG-1B parallel algorithms. We can observe that video quality decreases when using DMG-1G algorithm, even when the bit rate increases, as shown in Figure 8. However, when us-




Fig. 8 Percentage of bit rate increase for DMG-1G and DMG-1B parallel algorithms in LB, LP and RA modes.




Fig. 9 PSNR(dB) for DMG-1G and DMG-1B parallel algorithms in LB, LP and RA modes.

ing DMG-1B parallel algorithm, the PSNR value remains unchanged for BQ video sequence and, in some cases, the quality slightly improves for FP video sequence, with a lower bit rate increase if compared with the DMG-1G parallel algorithm.

In order to analyze the DMG-GB parallel algorithm, we will take into account the GB (GOP_BLOCK) size. In the DMG-GB parallel algorithm, one block of consecutive GOPs is assigned to each process, so the number of GOPs of each block (GB) is a new parameter. Note that if the GB size is equal to 1, both DMG-1G and DMG-GB parallel algorithms are identical. Figures 10 and 11 show bit rate and PSNR values, respectively, for DMG-GB algorithm varying the GB size parameter. As we can see, bit rate decreases and video quality improves as the GB size increases.

5 Conclusions

In this paper we have proposed several parallel algorithms of the HEVC video encoder designed for distributed memory platforms. The proposed algorithms




Fig. 10 Bit rate Increase for DMG-GB algorithm varying the GB size, for FP video sequence in LB, LP and RA modes.




Fig. 11 PSNR for DMG-GB algorithm varying the GB size, for FP video sequence in LB and LP modes.

are based on a coarse grain parallelization approach with the organization of video frames in GOPs and different GOP allocation schemes. We have presented results using AI, LB, LP and RA encoding modes, defined in the HEVC reference software, and we have analyzed their performance. Ideal parallel behavior has been shown in the experiments reported for DMG-AI parallel algorithm. Moreover, both DMG-1B and DMG-GB algorithms achieve good parallel performance. In DMG-GB algorithm we can tune the GB parameter to adjust the PSNR and bit rate behavior. After implementing the algorithms

in the HEVC reference software, some experiments were performed showing interesting results as (a) the best approach is the DMG-AI (AI mode) algorithm when comparing both sequential and parallel versions in terms of speed-up, obtaining the same bit stream than the sequential algorithm; (b) for the rest of the parallel algorithms, the GOP organization determines the final coding performance, causing a bit rate overhead as the number of processors increases but the overall parallel performance (except for DMG-1G proposal) makes them a good approach; and (c) all strategies which include a coordinator process, have the ability of load-balancing the input workload among the available processors. Our efficient HEVC parallel approaches for distributed memory platforms are suitable for being merged with multi-core and many-core parallel strategies. Moreover, our proposal includes load balancing mechanisms. As future work, we will combine GOP-based approaches with slice and tile parallelization levels, which are aimed to exploit the shared memory parallelism rather than the distributed memory parallelism.

References

1. B. Bross, W. Han, J. Ohm, G. Sullivan, Y.-K. Wang, and T. Wiegand, "High efficiency video coding (HEVC) text specification draft 10," *Document JCTVC-L1003 of JCTVC*, Geneva, January 2013.
2. ITU-T and ISO/IEC JTC 1, "Advanced video coding for generic audiovisual services," *ITU-T Rec. H.264 and ISO/IEC 14496-10 (AVC) version 16*, 2012, 2012.
3. G. Sullivan, J. Ohm, W. Han, and T. Wiegand, "Overview of the high efficiency video coding (HEVC) standard," *Circuits and systems for Video Technology, IEEE Transactions on*, vol. 22, no. 12, pp. 1648–1667, December 2012.
4. F. Bossen, B. Bross, K. Suhring, and D. Flynn, "HEVC complexity and implementation analysis," *Circuits and Systems for Video Technology, IEEE Transactions on*, vol. 22, no. 12, pp. 1685–1696, 2012.
5. J. Vanne, M. Viitanen, T. D. Hmlinen and A. Hallapuro, "Comparative Rate-Distortion-Complexity Analysis of HEVC and AVC Video Codecs," *Circuits and Systems for Video Technology, IEEE Transactions on*, vol. 22, no. 12, pp. 1885–1898, 2012.
6. M. Alvarez-Mesa, C. Chi, B. Juurlink, V. George, and T. Schierl, "Parallel video decoding in the emerging HEVC standard," in *International Conference on Acoustics, Speech, and Signal Processing, Kyoto*, March 2012, pp. 1–17.
7. E. Ayele and S.B.Dhok, "Review of proposed high efficiency video coding (HEVC) standard," *International Journal of Computer Applications*, vol. 59, no. 15, pp. 1–9, 2012.
8. C. C. Chi, M. Alvarez-Mesa, B. Juurlink, G. Clare, F. Henry, S. Pateux, , and T. Schierl, "Parallel scalability and efficiency of HEVC parallelization approaches," *IEEE Transactions on Circuits and Systems for Video Technology*, vol. 22, no. 12, pp. 1827–1838, 2012.
9. C. C. Chi, M. Alvarez-Mesa, J. Lucas, B. Juurlink, and T. Schierl, "Parallel HEVC decoding on multi- and many-core architectures," *Journal of Signal Processing Systems*, vol. 71, no. 3, pp. 247–260, 2013.
10. B. Bross, W.-J. Han, J.-R. Ohm, G. J. Sullivan, Y.-K. Wang, and T. Wiegand, "High Efficiency Video Coding (HEVC) text specification draft 10," Joint Collaborative Team on Video Coding (JCT-VC), Geneva (Switzerland), Tech. Rep. JCTVC-L1003, January 2013.
11. Q. Yu, L. Zhao, and S. Ma, "Parallel AMVP candidate list construction for HEVC," in *VCIP'12*, 2012, pp. 1–6.
12. J. Jiang, B. Guo, W. Mo, and K. Fan, "Block-based parallel intra prediction scheme for HEVC," *Journal of Multimedia*, vol. 7, no. 4, pp. 289–294, August 2012.

13. L. Bolc, R. Tadeusiewicz, L. Chmielewski, and K. Wojciechowski, "Diamond scanning order of image blocks for massively parallel HEVC compression," *Lecture Notes in Computer Science*, vol. 7594, pp. 172–179, 2012.
14. C. Yan, Y. Zhang, F. Dai, and L. Liang, "Efficient parallel framework for HEVC deblocking filter on many-core platform," in *Data Compression Conference (DCC)*, 2013.
15. G. Cebrián-Márquez, J. L. Hernández-Losada, J. L. Martínez, P. Cuenca, M. Tang, and J. Wen, "Accelerating HEVC using heterogeneous platforms," *Journal of Supercomputing*, vol. 71, no. 2, pp. 613–628, February 2015.
16. HEVC Reference Software, <https://hevc.hhi.fraunhofer.de/svn/svn.HEVCSoftware/tags/HM-10.0/>.
17. F. Bossen, "Common test conditions and software reference configurations," in *Document JCTVC-L1100 of JCT-VC, Geneva*, 2013.
18. MPI Forum, "MPI: A Message-Passing Interface Standard. Version 2.2," September 4th 2009, available at: <http://www.mpi-forum.org> (Dec. 2009).